STA: a tool for systolic array reasoning
A concise introduction to a novel formalism developed for systolic array reasoning is presented. This new formalism is called systolic temporal arithmetic (STA). The motivation for such a development, its syntax, and some of the constructs and rules involved are briefly presented. Its applications to formal specification, formal verification, simulation, fault diagnosis, and test generation for systolic arrays are briefly discussed.<<ETX>>