A poly-silicon TFT model for circuit simulation
This paper presents a polysilicon thin film transistor (TFT) model for circuit simulation. In this model, the effects of grain boundaries on the turn-on behavior of polysilicon TFT is considered. The potential barrier height is expressed in terms of channel doping, gate oxide thickness, grain size and external gate biases. Based on this, the analytical I-V characteristics are obtained for circuit simulation. Comparisons between the model and the experimental data have been made.