Design of a reconfigurable network interface processor
A reconfigurable architecture for networking equipment interface is proposed. This processor is field programmable and its implementation is based on a model of arithmetic augmented finite state machine (AFSM). A structured realization of the AFSM is presented in the paper. This processor is specially designed for interfaces on low layers, such as the physical convergence layer.