VLSI architecture and design for high performance adaptive video scaling
In this paper, we develop an efficient architecture for video scaling based on the adaptive image scaling algorithm. We then develop the design of the computation units and perform synthesis to show that the chip area required to perform scaling from QCIF to 4CIF is about 20 mm/sup 2/ using 0.5 /spl mu/m technology.