A comparison of Phase Locked Loop and FIFO Locked Loop
In this paper we present a comparison of two methods to control the reading frequency of a First In First Out (FIFO) memory. The first method is based on the monitoring of its filling level and the other uses the synthesis of the writing frequency to generate and control the reading frequency. These control systems are used in data communication protocol justification architecture for tributary signal demapping.