VSTA: A prolog-Based Formal Verifier for Systtolic Array Designs
Special purpose formal design verifier for a specific class of archirecture has the advantage of being able to exploit the dtributes of that architecture class to produce efficiency in the design verrification process.