A Novel Video Signal Processor with Programmable Data Arrangement and Efficient Memory Configuration
The paper describes a novel Video Signal Processor (VSP) with fully pipelined parallel architecture for video browsing, coding, and image processing in multimedia system. The efficiency of this architecture is increased by use of programmable da t a arrangement and intelligent memory configuration. Techniques for reducing interconnections and external memory accesses are also presented.