New power delivery scheme for 3D ICs to minimize simultaneous switching noise for high speed I/Os
Simultaneous switching noise is a detrimental issue in high speed digital systems. In this paper, we utilize power transmission line based design and current steering to minimize power supply noise, eye height and jitter penalties.