A low power turbo decoder architecture
A new method is proposed to decrease the power consumption of turbo decoders. Turbo decoders iteratively decode the received sequence by exchanging extrinsic information. In the proposed method, the exchange of extrinsic information that exceeds a certain threshold is terminated and, instead, a predefined value is exchanged. This method enables reduction of memory accesses to both the interleaver memory and state metric memory, hence reducting power consumption. Simulation and synthesis results shows up to 25% reduction of power consumption at E/sub b//N/sub O/ of 1.5 dB, compared to the conventional state parallel architecture.