IC design of an adaptive Viterbi decoder
We implement an integrated circuit (IC) design for a decoder of a 64-state binary convolutional code. The decoder is based on a reduced-state adaptive Viterbi algorithm (VA) for which the decoding speed is faster than the standard VA while the error performance remains almost the same. With the adaptive VA, less bits are needed to store and to calculate the metrics of the decoding trellis and less power dissipation is needed, as compared to the standard VA. The IC design is based on a 0.8 /spl mu/m CMOS technology. The number of quantization levels in the decoding is Q=8.