A novel sampling method for CCD signal processing
In this paper, an efficient sampling method for CCD signal processing is proposed. A sampling clock is used, and its sampling clock is equal to the interval of the floating gate signal. Compared to the existing Correlated Double Sampling (CDS) method, this method saves a sampling clock and prevents the dislocation of the sampling clocks. Simulations show that it improves the SNR.