High Speed Video Compression Testbed
This paper proposes a parallel processing architecture for a video compression testbed. Experiments for video coding algorithms can be performed and evaluated under this parallel processing architecture. The features of this testbed include (1) simulations of various hardware architectures, (2) test of specialized video compression circuits, and (3) testing ASICs for embedded applications as direct replacement of algorithms that have been certified. We illustrate its implementation, performance evaluation and benchmarking via JPEG/MPEG applications. >